Overview
Enclustra’s FPGA Manager PCIe solution is optimized for Intel (Altera) and AMD FPGAs and allows for easy and efficient data transfer between a host and a FPGA over a PCI Express interface. 
The solution includes a host software library (DLL/SO), a PCI Express driver, and a suitable IP core for the FPGA. The user host application can communicate with the FPGA through a simple API consisting of simple read/write data commands hiding the complexity of the underlying protocols. Streaming and memory-mapped accesses are supported. 
 | 
  | 
Highlights
- Over 1500 MBytes/sec data 
  transfer rate per direction 
- Low latency
 
	- Runs on Windows and Linux1
 
- Supports C, C++ and C#/.NET user applications
 
- Up to 4 GByte data transfer in a single DMA transfer
 
- Infinite-length streaming transfers
 
- Up to 128K DMA descriptors pre-fetching
 
- Supports packet-based or stream-based data transfers
 
- Configurable user datapath width (64-bit / 128-bit / 256-bit)
 
- Supports TLP completion reordering
 
- Power management capabilities 
  on Windows (sleep/power-off and resume) 
 
 | 
	
| 	
	 | 
		
		
	
Benefits
- Complete and easy to use solution for communication between FPGA and host
 
- No need for dealing with complexity of underlying protocols
 
- Runs straightforward on Windows and Linux
 
- Universal and friendly user space API on Windows and Linux1
 
- Evaluation kits and reference design available
 
 
 | 
  | 
Features
- Streaming data transfer between FPGA and host
 
- Memory-mapped access to FPGA AXI bus
 
- Up to 32 independent DMA channels (up to 16 in each direction)
 
- Standard AXI Stream interface for user integration
 
- Flexible and configurable
 
- PCIe Gen 1, Gen 2 and Gen 3
 
- ×1, ×2, ×4, ×8 lanes
 
	- Easy firmware Flash update capability
 
 
 | 
    
        Deliverables
        
			- FPGA Manager PCIe IP Core   
 
- VHDL source files (plain or encrypted, depending on product options)
 
- Reference design
 
- User manual
 
 
         
            - FPGA Manager PCIe DLL/SO   
 
                
                    - Binary DLL/SO
 
                    - API header files
 
                    - API user manual
 
                 
        
            - FPGA Manager PCIe driver   
 
                
          
            - FPGA Manager PCIe Reference Design   
 
- Reference design top-level VHDL file (plain VHDL)
 
- UCF / XDC / SDC constraint files (depending on product options)
 
- AMD ISE™ / AMD Vivado™ ML Design Suite / Intel® Quartus® project files (depending on product options)
 
- Top-level simulation test bench file (plain VHDL) 
 
- Top-level simulation ModelSim project file 
 
- Documentation 
 
 
		
         
     | 
      | 
    
        Site License Model
- The license is granted to an "authorized site", meaning a single geographical location with radius < 5 km in which the licensee conducts business.
 
- The licensed material can be used for unlimited projects and/or end products developed at the authorized site.
 
 
     | 
	
        
            
                
                    | 
                        
                        
                     | 
                 
                
                    
			
						 
						
						
                        Click image to enlarge 
                     | 
                 
                
                    | The FPGA Manager Evaluation Kit provides a full featured design platform to build communication centric applications for PCIe, Ethernet and USB 3.0. The kit provides an out-of-the box hardware platform with reference design to both speed your development time and enhance your productivity. It contains following components: | 
                 
                
                    
                        
                            - FPGA Manager IP Solution, Evaluation License
                                
									- Runs on Windows
 
                                    - Supports up to 2 streams
 
                                    - Supports PCIe, Ethernet and USB 3.0
 
                                    - Encrypted VHDL
 
                                    - 1 hour time bomb
 
                                 
                             
                            - Reference design
                            
 
                            - 
                                AMD Kintex™ 7 based Mercury KX1 FPGA module (ME-KX1-160-2I-D10)
                            
 
                            - 
                                Mercury+ PE1-200 (ME-PE1-200-C) base board
                            
 
                            - 
                                Power supply
                            
 
                            - 2 hours support included1
 
                            - Price: EUR 1300
								/ USD 1500
 
								/ CHF 1400
 
							    
							
 
                         
                     | 
                 
            
         
        
            1: Included only once per Site and Year. 
     | 
		
	
		
	
          
            
				Product Selection Matrix 
                
                    
                        
                            | Product Code | 
                            Description | 
                         
                    
                    
                        
                            | EN-MGR-BASE1 | 
							Base license, 2 streaming channels | 
                         
                        
                            | EN-MGR-OPT-XIL | 
                            AMD FPGA support | 
                         
                        
                            | EN-MGR-OPT-ALT2 | 
                            Intel FPGA support | 
                         
						
		
     
                            | EN-MGR-OPT-PCIE642 | 
                            AMD 7-Series: PCIe Gen1 ×1–×4 
								Intel Cyclone V:  PCIe Gen1 ×1–×4
						 | 
                         
                        
                            | EN-MGR-OPT-PCIE1282 | 
                            AMD 7-Series: PCIe Gen2 ×1–×8 
								AMD UltraScale+™: PCIe Gen3 ×1–×16 
								Intel Cyclone V:  PCIe Gen2 ×1–×4 
								Intel Arria 10 SoC:  PCIe Gen3 ×1–×8
								
							 | 
                         						
						
                            | EN-MGR-OPT-WIN | 
                            Windows Support (C/C++/.NET)  | 
                         
      			        
                            | EN-MGR-OPT-LIN | 
                            Linux Support (C/C++) | 
                         
                        
                            | EN-MGR-OPT-ADV | 
							Advanced features: 16 channels, multi-width and more | 
                         
                    
                  
				Click on table to enlarge 
              1: The base package requires at least one of the AMD/Intel as well as one device unit options.  
2: Intel support on request. 
                | 
            
	
	
Target Applications
- Test & Measurement
 
- Image Processing
 
- Smart Cameras
 
- Software Defined Radio
 
 
 | 
  | 
Related Products
- Enclustra Mars Family FPGA Modules
 
- Enclustra Mars Family Base Boards
 
- Enclustra Mercury Family FPGA Modules
 
- Enclustra Mercury Family Base Boards
 
 
 | 
 Ordering
 | 
  | 
Support and Further Information
 | 
  | 
  | 
  | 
 Information contained on this web page is subject to change without notice. Actual product may differ in appearance from images shown on this web page. |